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Introduction
Threshold circuits are circuits whose gates are binary threshold units. Threshold circuits are an interesting class of circuits to study because of their relationship to *This research was supported by NSF grants CCR-8714782 and CCR-8858799.
0304-3975/92/$05.00 0 1992-Elsevier Science Publishers B.V. All rights reserved neural networks [lS] and perceptrons [9] . Recent papers [2, 3, 6, 12 , 141 have begun the study of functions solvable by threshold circuits of polynomial size and constant depth, commonly called TC'. It is interesting that functions such as parity, counting, sorting, and multiplication are all in TC" when none of these functions are in AC', the class of functions computable in polynomial size and constant depth by unbounded fan-in and-or circuits. Superpolynomial lower bounds on the size of unbounded fan-in and-or circuits computing parity demonstrating this separation were obtained independently by Ajtai [l] and Furst et al. [S] and have since been significantly improved, culminating in the work of H&tad [7] .
We should note that when we talk of the size of a circuit we mean the number of edges in the graph representing the circuit. Many authors define the size of a circuit to be the number of nodes in this graph rather than the number of edges. However, counting the number of edges gives us a more discriminating measure of the size of unbounded fan-in circuits. All the threshold circuits constructed in this paper have a linear number of threshold units.
It is not difficult to see that all the threshold functions can be computed in linear size and constant depth using just the majority function and negation. Thus, parity is computable in linear size and constant depth using majority functions and negation as a basis. By contrast, Razborov [13] has shown that the majority function cannot be computed in polynomial size and constant depth using parity and negation as a basis.
A symmetric Boolean function is one whose value depends only on the number of l's in its input. The focus of this paper is the computation of symmetric functions using threshold circuits. There is a rich history of results about symmetric functions [16] . There is an elegant construction of a Boolean circuit (bounded fan-in, and-or circuit) of size O(n) and depth O(log n) for any n-input symmetric function [lo] , and log n is optimal for such circuits. A technique of Chandra et al. [4] enables a construction of an unbounded fan-in and-or circuit of quadratic size and depth O(log n/log log n) for n-input symmetric functions. By a result of H&tad [7] , O(log n/log log n) is optimal for unbounded fan-in and-or circuits of polynomial size for the n-input parity function. By contrast for all n-input symmetric functions there are threshold circuits of quadratic size and optimal O(1) depth.
Our results show that for any d > 1, every n-input symmetric function can be computed by a threshold circuit of size O(n 1 +',) and depth at most d, where &d goes to 0 exponentially in functions there are d. As a consequence we show that for all n-input symmetric threshold circuits of linear size and O(log log n) depth.
The model
A threshold circuit is one built up from threshold units and negations. A threshold unit is defined by the number of inputs n and a threshold value k. The unit is denoted by <z(x), where x is a binary vector (x,, x2, . . . . x,) of length n. It is defined by
Threshold circuits are built from threshold units in the usual way by allowing the output of a threshold unit or its negation to be the input to other gates. A threshold circuit can be represented by an acyclic directed labeled graph, where each threshold unit can be represented by a node labeled with its threshold value and each input is represented by a node labeled by an input variable. There is a directed edge from one node to another if the output of the former is an input to the latter. The edge is labeled with "1" if the input is negated. We are interested in two measures of the complexity of threshold circuits: size, which is the number of edges in the graph representing the circuit, and depth, which is the length of a longest path in the circuit. (For simplicity we have chosen not to count negations in depth or size. It is easy to see that including them in the count would at most increase the depth by 1 and the size by a factor of 2.) The greater than threshold function, a:(x), the unbounded "and" function, and the unbounded "or" functions can all be constructed in size n and depth 1: For the parity function of n inputs, k =r n/2 1. Thus, for n even, the size is bounded by n(n+ 1). For n odd the size bound would appear to be (n+ l)', but the threshold gate <:: can be eliminated, thereby reducing the size to n(n+ 1).
Results
The main result of this paper is that for all d 22 and n3 82d there is a threshold circuit to compute any n-input symmetric function which has size
2d-1 > and depth bounded by 6d + 8.' As a consequence, there is a threshold circuit for any n-input symmetric function which as size O(n) and depth bounded by O(log log n).
The main result is presented in Section 4. The proof of the main result relies heavily on the construction of threshold circuits for the sum-reduction"~" problem, which is the problem of producing two (m+log n)-bit integers, whose sum is equal to the sum of 2n m-bit integers. There are several important components to this construction. First, there is the construction of a basic unit to solve the problem which has size O(mn') and depth 6. Second, there is the construction of a tree of basic units which has depth 6d. The structure of the tree depends on the minimization of the size function for the resulting circuit. Third, since the minimization results in real values for the number of inputs to the basic units, we rely on a rounding technique to produce integer values. This rounding technique is of some independent interest and has the property that it keeps all rounded prefix products close to the original real prefix products. The construction of the threshold circuits for the sum-reduction"*" problem is presented in Section 3.
It turns out that most of the ideas in the construction of threshold circuits for the sum-reduction"*" function appear in a simpler form in the construction of threshold circuits for the parity function. Because the construction is simpler and the bounds are slightly better, we give a complete proof in Section 2 that for all d > 1 and n > 22dm 1 there is a threshold circuit for the n-input parity function which has size bounded by (27/2$)n1 + 1'(2d-I) and depth bounded by 2d.
Parity
In this section we show the following size-depth trade-off for the parity function.
Theorem 2.1. For all d > 1 and n 2 22d-1 there is a threshold circuitfor the n-input parity function which has size bounded by (27/2&)n' +1/(2d-') and depth bounded by 2d.
If we let n34 and d=loglogn then n>2'"-' and n1'(2d-') < 4. Thus, we have the following result.
Corollary 2.2. There is a threshold circuit for the n-input parity function which has size O(n) and depth O(log log n).
Proof of Theorem 2.1. Ler parity" be the parity function on n inputs. The construction for d= 1 is as described in Section 1. We call this circuit a basic unit with n inputs.
Thus, the basic unit with n inputs has depth 2 and size bounded by jn".
For d > 1 and ~12 22dm ', we show how to build a threshold circuit of depth 2d for parity" for every n. There are several steps in the construction.
We will choose integers V 1, Vi!,-..7
Vd such that nf= 1 tli = n', where n f n'. We then build a tree of depth d with n' leaves, n of which are the original n inputs and n' -n of which are dummy inputs set to zero. Each internal node of the tree is a basic unit. The root at level 0 is a basic unit with exactly vl inputs. Since the depth of each basic unit in the construction is 2, the total depth of the parity circuit is 2d. The size of the circuit is bounded by There are two steps in choosing the sequence vl, v2,. . . , vd. First, we choose a sequence of positive real numbers ul, u2, . . . , ud which minimizes Et= 1 (flii: Uj)Uf subject to HP=1 ui=n. This enables us to show that CfZ1 (nfZ: Uj)U?<2JZn1+1"2"-1 This also fixes the entire product u1 u2 ... ud. Keeping these constraints the sum ZLlU2..'24_1Uf+U1U2 "'~i~i'+l is minimized when u~+u~u~+~ is minimized. This is accomplished by letting ui = uf+ 1 /2. This contradicts our assumption that Ui # uF+ 1 /2.
Hence, we have shown (1).
(2) involves a calculation using (1) and the fact that n = nt= 1 Ui. Using (1) it can be shown by induction on i that for 1 <i<d, ud_i=u;'/22'-'. That is, the ith term in the sum Et= 1 (nj=: uj)uf is half as large as the (i + 1)st. Hence, 
This implies that
=(2-1/2d_')2 (2d_'-l)/(2d- ')nl +l/(Zd-l) < 2$n l+l/(Zd-l)
Sum reduction
In order to construct the small size and depth threshold circuits for symmetric functions we need good threshold circuits for the sum-reduction"," problem. Given 2n m-bit integers, the sum-reduction", m problem is the problem of producing two (m+log n)-bit integers, whose sum is equal to the sum of the input integers. If we let n3216 and d=loglogn-3, then n>Szdvl, and both n1'(2d-1) and logn/[(2d-l)m] are bounded by constants. By suppressing some large constants we have the following result.
Corollary 3.2. There is a threshold circuit for sum-reduction"," which has size O(mn) and depth bounded by O(log log n).
Proof of Theorem 3.1. For d= 1 we construct a basic unit for sum-reduction"~" of depth 6 and size O(n'm). The construction is essentially the same as the construction in the reduction of multiple-addition to binary-count described by Chandra et al. [4] , except that the final stage of adding two binary numbers to obtain a single binary number is not done. The function multiple-addition" is the problem of adding n n-bit numbers to form a single (n +log n)-bit number. The function binary-count" is the problem of producing a (log n)-bit number which equals the number of l's in an n-bit input. The function parity" computes the low-order bit of binary-count". In general, the ith lowest bit of binary-count" is a symmetric function which can be computed in depth 2 and size O(n').
There are three stages in the computation of sum-reduction", m for n 3 8 and d = 1. Stage 1: Use binary-count2" to compute, for 1 < i<m, the sum of the ith bit positions of all 2n numbers. These numbers can be "packed" into log 2n numbers, each of length m + log n, whose sum is equal to the sum of the m input numbers. This stage can be done in depth 2 and size O(mn2).
Stage 2: Repeat Stage 1 with the log 2n numbers each of length m + log n. In this case the m+log n results can be packed into log log 2n numbers of the same length m + log n. This stage can be done in depth 2 and size O((m + log n) log' n). Stage 3: Group the lowest order log log log 2n bit positions of the log log 2n numbers together and continue forming groups of log log log 2n bit positions of the log log 2n numbers together. There will be a total of [(m +log n)/log log log 2nl groups of bits, each with log log 2n numbers of length logloglog 2n. Use a bruteforce sum of products to compute the sum of the numbers in each group. The result of the sum of each group is a single number of length 621ogloglog2n. Because the bit positions of the groups start at multiples of log log log 2n, the resulting sums of length 2 log log log 2n can be packed into two numbers of length m + log 2n. This stage can be done in depth 2 and size O ((m +log n)2(10g10gn)2 ) . The size follows because sum of product circuits for s-input, t-output functions have size at most (S + t)2".
It is clear that the depth of the basic unit is bounded by 6. The size of the first stage dominates the size of the other two stages. Hence, the size of the basic unit is O(mn').
The construction of the threshold circuit for the iterated addition problem is analogous to that for the parity problem. Again the problem in question is broken up into a tree of height d of smaller basic units. The number of integers that fan-in to the root will be 2v, and in general at level i-1 of the tree the fan-in will be 2Vi. We will choose vi, v2, . , ud so that n<nf= 1 Vi. Although the input integers at the leaves of this tree have only m bits, the size grows for integers closer to the root. In general, for 1 did d, there are v1 v2 ... vi-1 basic units at level i-1, each of which has 2Vi input integers of up to m+log vi+l +... +log Vd=log(2mVi+1 ... Vd) bits apiece.
Since the depth of each basic unit is 6, the total depth of the sum-reduction circuit is 6d. The size of the circuit is bounded by
vd-1vj log(2")) for some constant c > 0. As was the case for parity, real values u1 , u2, . . . , ud are chosen which minimize jjl (Yj 'j)'; l"g( 2" jfil 'j) subject to u1 u2 ... ud=n, and then the Rounding Lemma 2.4 is used to convert these to integers which do not significantly change the value of the size formula.
Optimization Lemma 3.3. Let n 3 1 and d > 1 be$xed integers. If ul, u2, . . . , ud are real numbers >l chosen to minimize Et= 1 (n;Z: Uj)u; log(2" n;=i+ 1 Uj) subject to UlU2 ... ud=n, then To prove (3) we note from (1) that for 1 d i-cd, U1 "'Ui~1Uf lOg(2"Ui+l "' Ud)<iUi ".UiU~+,lOg(2"Ui+2"'Ud).
This implies that each term is twice the preceding term and the entire sum is at most twice the last term. Hence,
Proof of Theorem 3.1 (conclusion). We can now conclude the proof of Theorem 3. 
If we let n' = v 1 . . . ud then n=ul ... u,<n'c$n and the conditions of the theorem are satisfied. 0
Symmetric functions
We now proceed to prove the main theorem. and depth bounded by 6d. Stage 2: Use the well-known carry-look-ahead method for addition to compute the sum of the two numbers computed in Stage 1. The resulting number, which has exactly log n significant bits, is the number of l's in the original input. This can be done in size 0(log3 n) and depth 4 [lo] .
Stage 3: Since the function f is symmetric, its value on a given input depends only on the result of Stage 2. Use the classical Lupanov construction [S] to computef from the log n bit result of Stage 2. This can be done in size 0 (n/log n) and depth 4.
A straightforward calculation reveals that for d 3 2 the size and depth bounds stated in the theorem hold. 0
Theorem 4.2. Any n-input symmetric function can be computed by a threshold circuit which has size O(n) and depth O(log log n).
Proof. Simply replace Stage 1 in the proof of Theorem 4.1 by the threshold circuit given by Corollary 2.2. 0
Open questions
Our results give linear-size threshold circuits for symmetric functions of @(log log n) depth. It is not clear whether or not this can be improved. Is it the case for example that all problems in NC', those computable by bounded fan-in logarithmicdepth circuits, can be computed in linear size and O(log log n) depth?
For the parity function, Paturi and Saks [12] have improved our upper bound to O(n ' +b-d), where 4 is the golden ratio, and have shown a lower bound of n(n2/log2 n) for the size of threshold circuits of depth 2. Lower bounds on the size of threshold circuits of depth >3 for the parity function are still unknown [12] . A more restrictive model than the one we use is that of threshold formulas, threshold circuits whose underlying graphs are trees. Although essentially our constructions are tree-like, the resulting circuits are not necessarily trees. Can similar size-depth tradeoffs to ours be shown for threshold formulas?
These results, more generally, leave open the question of whether nontrivial size-depth tradeoff lower bounds can be found for threshold circuits computing any specific Boolean functions in NP. Using the finer distinctions permitted by counting connections may make this a little easier than the corresponding question obtained by counting gates.
